References

[1]   J. Bhasker. A Verilog HDL Primer (2nd edition). Star Galaxy Publishing, March 1999.

[2]   Cadence Design Systems. AMS Designer, *www.cadence.com*.

[3]   N. Chandra, and G. W. Roberts. Top-down analog design methodology using Matlab and Simulink. *Proceedings of the 2001 IEEE International Symposium on Circuits and Systems* (ISCAS '01), vol. 5, 2001, pp. 319-322.

[4]   E. Chou and B. Sheu. Nanometer mixed-signal system-on-a-chip design. *IEEE Circuits and Devices Magazine*, vol. 18, no. 4, July 2002, pp. 7-17.

[5]   M. D. Ciletti. *Advanced Digital Design with Verilog HDL*. Pearson Education, August 2002.

[6]   CoWare, Inc. Signal Processing Worksystem, *www.coware.com*.

[7]   C. A. Desoer, E. S. Kuh. Basic Circuit Theory. McGraw Hill, 1969.

[8]   D. Fitzpatrick and I. Miller. *Analog Behavioral Modeling with the Verilog-A Language*. Kluwer Academic Publishers, 1998.

[9]   C. Force, T. Austin. Testing the design: the evolution of test simulation. *International Test Conference*, Washington 1998.

[10] C. Force. Integrating design and test using new tools and techniques. *Integrated System Design*, February 1999.

[11] J. E. Franca. Integrated circuit teaching through top-down design. *IEEE Transactions on Education*, vol. 37, no. 4, Nov. 1994, pp. 351-357.

[12] G. G. E. Gielen. Modeling and analysis techniques for system-level architectural design of telecom front-ends. *IEEE Transactions on Microwave Theory and Techniques*, vol. 50, no. 1, part 2, Jan. 2002, pp. 360-368.

[13] G. G. E. Gielen. System-level design tools for RF communication ICs. URSI International Symposium on Signals, Systems, and Electronics (ISSSE '98), 1998, pp. 422-426.

[14] J. Holmes, F. James, and I. Getreu. Mixed-Signal Modeling for ICs. Integrated System Design Magazine, June 1997.

[15] S. A. Huss. *Model Engineering in Mixed-Signal Circuit Design: A Guide to Generating Accurate Behavioral Models in VHDL-AMS*. Kluwer Academic Publishers, January 2002.

[16] *IEEE Standard Hardware Description Language Based on the Verilog Hardware Description Language*. IEEE Standard, 1364-1995.

[17] K. Kundert. Automatic model compilation, an idea whose time has come. *www.designers-guide.com/Opinion*.

[18] K. Kundert, H. Chang, D. Jefferies, G. Lamant, E. Malavasi, and F. Sendig. Design of mixed-signal systems-on-a-chip. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 19, no. 12, Dec. 2000, pp. 1561-1571.

[19] K. S. Kundert. *The Designer's Guide to SPICE and Spectre*. Kluwer Academic Publishers, 1995.

[20] K. Kundert. *Modeling Varactors. www.designers-guide.com*.

[21] Mathworks. Matlab and Simulink, *www.mathworks.com*.

[22] T. Murayama, Y. Gendai. A top-down mixed-signal design methodology using a mixed-signal simulator and analog HDL. *Proceedings EURO-DAC '96, The European Design Automation Conference and Exhibition*, 1996, pp. 59-64.

[23] S. Palnitakar. *Verilog HDL* (2nd edition). Prentice Hall, March 2003.

[24] G. Peterson, P. Ashenden, D. Teegarden. *The System Designer's Guide to VHDL-AMS*. Science & Technology Books, September 2002.

[25] A. V. Oppenheim, A. S. Willsky, H. Nawad. *Signals and Systems* (2^{nd} edition). Pearson Education, 1996.

[26] Teradyne. SpectreVX and SaberVX virtual test environments, *www.teradyne.com*.

[27] D. E. Thomas, P. R. Moorby. *The Verilog Hardware Description Language* (5^{th} edition). Kluwer Academic Publishers, May 2002.

[28] *Verilog-AMS Language Reference Manual: Analog and Mixed-Signal Extensions to Verilog-HDL*, *version 2.1*. Accellera, 2003. Available from *www.accellera.com*. An abridged version may also be found at *www.verilog-ams.com*.

[29] Verilog-AMS library, *www.verilog-ams.com*.

[30] R. E. Ziemer, W. H. Tranter, D. R. Fannin. *Signals and Systems: Continuous and Discrete* (4th Edition). Prentice Hall, 1998.